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Abstract—An architectural overview of an image sensor with 
general spatial processing capabilities on the focal plane is 
presented. The system has been fabricated on two separate 
tiers, implemented on silicon-on-insulator technology with 
vertical interconnect capabilities. One tier is dedicated to 
imaging, where photosensitivity and pixel fill have been 
optimized. The subsequent layers contain noise suppression 
and digitally controlled analog processing elements, where 
general spatial filtering is computed. The digitally controlled 
aspect of the processing unit allows generic receptive fields to 
be computed on read out. The image is convolved with four 
receptive fields in parallel. The chip provides parallel readout 
of the filtered results and the intensity image. 
I. INTRODUCTION 
Biologically inspired sensors have traditionally been 
implemented in standard CMOS technologies. Vision has 
been one of the most active bio-inspired researched areas, 
and various systems-on-a-chip have been created. One of the 
main shortcomings in these systems is mapping biological 
functions, which are constructed in the 3D world, onto a 
planar 2D Si structure. For example, a silicon retina reported 
by [1], models the spatiotemporal processing of the five 
different layers of cells in the human retina.  The penalty of 
mapping the functionality of these 3D cell layers onto a 2D 
integrated circuit is extremely large photo pixels.  One can 
envision, that a more suitable approach would include direct 
one-to-one mapping of biological layers into stacked silicon 
circuits.  Recent advancements in 3D integration of silicon 
dies [2] allow such implementation in more elegant manner. 
For example, a single layer can be dedicated to imaging, 
where noise and pixel sensitivity is optimized. The 
functionality of horizontal, bipolar, amacrine and ganglion 
cells can be mapped and optimized on subsequent layers, 
which have direct vertical interconnection with a single or 
group of photoreceptors. The power of digital 
programmability would then allow another important 
extension in such a vision sensor. Parallel analog processing 
on multiple layers, in combination with fast, programmable, 
digital circuitry, could allow the creation of image 
processing architectures with unprecedented capabilities.  
Stacked CMOS technology or 3D integration has been 
implemented primarily in silicon-on-insulator (SOI) or 
silicon-on-sapphire (SOS) processes. The optically 
transparent substrates allow vertical alignment of multiple 
dies economically feasible. The relatively small thickness of 
the substrate has been beneficial in the 3D integration 
process, alleviating some of the power concerns.  On the 
same account, the thin substrate does not provide an 
optimum medium for light absorption. The typical 
absorption length for visible light in silicon is many microns, 
far greater than the thickness of the silicon film in typical 
modern fully-depleted (FD) silicon-on-insulator or silicon-
on-sapphire processes. Previous works have focused on 
achieving respectable levels of quantum efficiency by using 
lateral PIN photodiodes with large photosensitive intrinsic 
regions, while balancing the tradeoff between quantum 
efficiency and pixel area [3], [4]. 
The use of an FD-SOI process permits the use of 
backside illumination, where the incident light is directed 
towards the underside of the photosensitive chip. The 
incident light thereby bypasses any obstructing interconnect 
or silicide.  
II. SYSTEM OVERVIEW 
The 3D imaging system is split into two main 
architectural blocks. The first block, the imaging array, is 
composed of a 100 × 50 pixel block of active pixel sensors 
(APS), together with scanning registers and current conveyor 
circuitry. These circuits, excluding the current conveyor, are 
placed on the first tier, where maximizing photosensitivity 
and pixel fill factor is of primary concern. The second 
architectural block, residing on the second tier, is dedicated 
to noise suppression and spatial image processing. This tier 
is composed of a noise suppression correlated double 
sampling unit (CDS), analog current memory cells and a 
digitally controlled analog scaling unit. The first tier allows 
for sequential readout of the entire pixel array.  Once a pixel 
is addressed, both integrated and reset photocurrents are 
presented to the CDS unit in a sequential manner. The CDS 
unit reduces the mismatch in pixel output current due to 
transistor threshold variations of the pixel read out transistor; 
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it also reduces the pixel kTC and 1/f noise. The noise 
suppressed current is then stored in a current memory array.  
Block parallel access of neighborhood of memory cell is 
possible in order to perform spatial filtering in the analog 
scaling unit. Four convolved images in parallel with the 
intensity image are presented outside the chip. Although a 
single analog processing unit is used in this architecture, the 
3D integration can allow parallel spatiotemporal processing 
with multiple analog processing units residing in the 
subsequent tiers. 
III. IMAGER 
The proposed chip uses an APS pixel that occupies 10 × 
10µm2 of area and has a PIN photodiode area of 51µm2. The 
fabrication process used, a 0.18µm FDSOI CMOS process, 
limited the area of the intrinsic region of the photodiode to 
approximately 15% of the pixel area. The maximum density 
of polysilicon limited the area of the intrinsic region. Larger 
intrinsic areas would be possible with the addition of a 
silicide block, or with less restrictive polysilicon density 
constraints. 
The PIN photodiode was fabricated in an annular 
“doughnut” shape to avoid edge effects, which can 
potentially increase dark current. Fig. 1 shows a simplified 
layout of the PIN photodiode (without contacts and 
metallization). The central N+ region of the diode, located in 
the center of the doughnut, was coated with silicide (required 
by the fabrication process). The intrinsic region of the PIN 
photodiode was fabricated using polysilicon to mask the 
silicide from the silicon island. The P+ region of the diode, 
also coated with silicide, surrounds the intrinsic doughnut. 
The polysilicon extension is used to provide a DC bias 
voltage to prevent the silicide shield from floating at an 
undesirable voltage level. 
The imager is back-illuminated through 600nm of SiO2. 
No metal interconnect, silicide or contacts reside between the 
back surface of the imaging area and the PIN photodiode. 
Aluminum metal sheets were placed underneath the 
photodiodes (“above” the layout in Fig. 1) to reflect any light 
not absorbed by the photodiode, polysilicon, or silicide back 
to the diode.  
 
Figure 1.  PIN photodiode layout (back-illuminated).  
The PolySi acts as a silicide block. 
The APS pixel schematic is shown in Fig. 2. The PIN 
photodiode’s photocurrent is integrated over a frame to 
produce the photodiode voltage Vp. The APS converts Vp into 
an output current Ip. Keeping the pixel’s output (column) 
voltage Vc constant about 100 to 200mV below Vdd allows 
M2 to act as a linear transconductor. Vc is held at a fixed 
voltage using a first-generation current conveyor (CCI+), 
also shown in Fig. 2. The CCI’s rin, approximately 
100Ω, must be sufficiently low as to not deteriorate the 
linearity of the pixel’s transconductance; this is achieved by 
making rin an order of magnitude lower than the pixel’s row 
select transistor M3’s series impedance (5kΩ). A more 
complete analysis of this pixel’s operation can be found in 
[5] and [6]. 
The pixel design allows implementation of simple spatial 
processing on focal plane. Linear summation of pixel outputs 
(i.e. spatial averaging) can be performed by turning on 
multiple pixels; linear scaling can be performed by changing 
Vref (approximately equal to Vc). Inactive columns are tied to 
Vref; switch SC (one per column) connects columns either to 
the CCI or to Vref, as shown in Fig. 2. Multiple columns can 
be selected simultaneously when doing spatial summation. 
A 100 × 50 pixel array was created. Latched scanners 
allow fully random x-y addressing of both reset and select 
signals, while simplifying serial scanning. The pixel’s 
independent x and y reset transistors allow fully random x-y 
(per pixel) resetting.  
 
 
Figure 2.  Pixel and CCI+ schematics 
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IV. PROCESSING 
A block diagram of the image processing elements on tier 
2 is presented in Fig. 3. The image processing circuitry on 
this tier is composed of a correlated double sampling (CDS) 
noise suppression unit, a current memory array, access 
registers for the memory array and a digitally controlled 
analog scaling unit. 
The functionality of the noise suppression circuitry is to 
remove photo current threshold variations of the pixel read 
out transistor and to reduce APS 1/f noise. These variations 
are easily cancelled when dealing with a linear output 
(current or voltage) from the pixel. Therefore, the photo 
pixel read out transistor is operated in linear mode, leading to 
linear correlation between light intensity and output current 
and easy incorporation of CDS circuitry at the read out. 
 
Figure 3.  Tier 2 image processing circuitry 
The CDS circuitry is based on the I2C current memory 
cell described by Hughes et al. [7]. The memory cell is 
composed of a coarse sub-memory and a fine sub-memory 
cell (Fig. 4).  The coarse sub-memory cell is composed of 
transistor M1, capacitor C1 and switch transistor S1, while 
the fine sub-memory cell is composed of transistor M2, 
capacitor C2 and switch transistor S2.  During the 
memorization stage of the coarse memory cell, charge 
injection errors dependent on the input current level are 
introduced on capacitor C1. These signal dependent charge 
injections are memorized in the fine memory cell, capacitor 
C2, and subtracted from the coarse memory cell. SPICE 
simulations indicate that the final memorized current can 
replicate the original current with 10-bit accuracy. 
The noise suppression of the photo pixel is performed in 
two steps. Initially the output current (ICCI after integration) 
ICint is memorized in the current memory cell (2). The pixel is 
then reset and the output, ICrst (ICCI when Vp = Vreset), defined 
by (3), is automatically subtracted from ICint. The final 
current output is the difference between ICint and ICrst and is 
given by (4).  
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The final current output ICDS does not depend on the 
threshold voltage variations of the read out pixel transistor 
and is linearly proportional to the photodiode voltage, Vp. 
Vsd2 (1) should be approximately 100 to 200mV. It can be 
seen that ICDS can be linearly scaled by adjusting Vref. 
The noise suppressed current ICDS is memorized in one of 
the storage elements in the memory array (Fig. 4). The 
memory elements are addressed via the access registers in 
the X and Y direction (Fig. 3). The memory cells have one 
set of registers, which allow write access, and another set of 
registers, which allow read access. For simplicity, these 
registers are not shown in Fig. 3 or Fig. 4. The memory cell 
is composed of two parts.  The first part is the standard I2C 
current memory cell, composed of coarse and fine sub-
memory units [7]. Although the chip area occupied by the 
I2C memory cell is increased compared to a standard single 
transistor memory cell, the precision of the memory cell is 
improved to 8 bits. The decreased performance of the 
memory element compared to the CDS memory element is 
largely due to the smaller capacitance used in the earlier one. 
The second part of the memory cell is composed of read out 
transistors M8 through M10 and corresponding switch 
transistors S1X through S3X, which allow three copies of the 
memorized current to be output on common horizontal 
buses.  These three copies allow access to three distinct 
memory elements per row of the processing unit.  Each one 
of the memory currents are then scaled in the processing unit 
according to the convolution kernel specifications.  Since 
three rows of the current memory array can be accessed in 
parallel, and each row contains three distinct memory 
currents, a total of nine distinct currents are available outside 
the memory array. The concept of block-parallel access of 
several memory elements is similar to the block-parallel 
access of multiple photo pixels for spatiotemporal image 
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processing at the focal plane [8].  This concept has great 
advantages for single-die image processing architectures; 
however, it does not present an optimal addressing scheme 
for a 3-D integrated circuit implementation. Further 
algorithmic optimization will be needed for efficient 3-D 
spatiotemporal image processing. 
The processing unit is a digitally controlled analog 
processing unit, consisting of four sub-units.  The sub-units 
are identical in structure and consist of a digital control 
memory with 45 bits per sub-unit and analog scale and add 
circuits. Each of the nine input currents is first mirrored four 
times, and then passed to the sub-processors for individual 
computation. The digital memory assigns a 5-bit signed-
magnitude control word per current, specifying the kernel 
coefficient for each current [8].  The coefficient can vary 
between +/-3.75 in increments of 0.25 (31 possible 
coefficients).  The appropriate weight factors will vary 
depending on the given mask of interest.  After each current 
is weighted by the appropriate factor, all currents are 
summed together to produce the desired processed image. 
 
Figure 4.  Detail of circuitry on second tier 
V. ALGORITHMIC SPATIAL FILTERING 
In order to fully realize the power of the parallel 
processing capabilities of the image sensor, the size of the 
pixel/memory groups are kept small. Minimizing the number 
of memory elements per group maximizes the number of 
independent kernels that can be implemented in parallel. 
Ideally, if every pixel/memory value for a given 
neighborhood is available to the processing unit, the kernels 
can be completely general (i.e. every pixel can be given its 
own coefficient). This is not possible in this architecture 
without using a large number of pixel current copies in the 
memory element.  This would result in a large memory size 
and spacing, due to large number of current routing lines, 
making such a completely general implementation 
impractical.  A trade-off between generality and memory 
size must be taken into an account in designing the memory 
array. Hence, our design allows for computation of variable 
sizes of kernels based on a 3 x 3 canonical model, where 
nine unique coefficients can be applied to the nine pixels. 
The distribution of these coefficients depends on the 
configuration of the selection and routing switches 
(registers). 
In general, the computation performed by the processing 
unit is given in equation (5), where the window of 
convolution is NxM elements, J(x,y) is the memory current in 
the window of convolution and a(x,y) is the kernel 
coefficient. 
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VI. CONCLUSION 
We have presented an architectural overview of an active 
pixel sensor with general spatial image processing at the 
focal plane implemented in an emerging 3D integration 
technology.  Many of the image processing concepts are an 
extension of previous work on focal plane image sensors 
implemented in standard CMOS process.  Although the true 
parallelism available in 3D integration system is not fully 
explored, this system will be used a guide to explore the 
imaging and processing capabilities at the focal plane in this 
technology. 
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